Number of the records: 1
Effective switchless inter-FPGA memory networks
SYS 0103034 LBL 00000naa-a22^^^^^3a-4500 003 SK-STU 005 20230629115419.4 007 ta 008 230629e--------xo-|^^^---^^^-000-0-slo-d 040 $a BA311 $b slo 041 0-
$a eng 100 1-
$7 stu_us_auth*0111715 $a Nguyen, Truong Thao $4 aut 245 10
$a Effective switchless inter-FPGA memory networks / $c aut. Truong Thao Nguyen, Kien Trung Pham, Hiroshi Yamaguchi, Yutaka Urino, Michihiro Koibuchi 700 1-
$7 stu_us_auth*0111716 $a Pham, Kien Trung $4 aut 700 1-
$7 stu_us_auth*0111717 $a Yamaguchi, Hiroshi $4 aut 700 1-
$7 stu_us_auth*0111718 $a Urino, Yutaka $4 aut 700 1-
$7 stu_us_auth*0111719 $a Koibuchi, Michihiro $4 aut 773 0-
$w stu_us_cat*0103033 $t Journal of parallel and distributed computing $x 0743-7315 $7 nnas $g Vol. 179 (2023), art. no. 104713
Number of the records: 1